## Instruction-Level Parallel Processors

\{Objective:
executing two or more instructions in parallel $\}$

- 4.1 Evolution and overview of ILP-processors
- 4.2 Dependencies between instructions
- 4.3 Instruction scheduling
- 4.4 Preserving sequential consistency
- 4.5 The speed-up potential of ILP-processing

TECH
Computer Science

Improve CPU performance by

- increasing clock rates
$\rightarrow$ (CPU running at $\mathbf{2 G H z}$ !)
- increasing the number of instructions to be executed in parallel
$\dagger$ (executing 6 instructions at the same time)


Time and Space parallelism


## Result of pipeline (e.g.)




## From Sequential instructions <br> to parallel execution

- Dependencies between instructions
- Instruction scheduling
- Preserving sequential consistency


### 4.2.1 Data dependencies

- Read after Write
- Write after Read
- Write after Write
- Recurrences


### 4.2 Dependencies between instructions

$\rightarrow$ Instructions often depend on each other in such a way that a particular instruction cannot be executed until a preceding instruction or even two or three preceding preceding instruction or even tw
instructions have been executed.

- 1 Data dependencies
- 2 Control dependencies
- 3 Resource dependencies
$\begin{aligned} & \text { Superscalar } \\ & \text { (sequential stream of instructions) }\end{aligned}$
$\qquad$


Sequential stream of instructions
.... Instruction/control

- Data

EU: Execution unit


Superscalar approach


Data dependencies in straight-line code
(WAR)

- WAR dependencies
til: mul r1, r2, r3
$\rightarrow$ r2: add r2, r4, r5
- anti-dependencies
- false dependencies
- can be eliminated through register renaming
+ i1: mul r1, r2, r3
$\rightarrow$ r2: add r6, r4, r5
$\uparrow$ by using compiler or ILP-processor

Data dependencies in straight-line code (WAW)

- WAW dependencies
$\rightarrow$ i1: mul r1, r2, r3
$\rightarrow$ r2: add r1, r4, r5
- output dependencies
- false dependencies
- can be eliminated through register renaming
$\rightarrow$ i1: mul r1, r2, r3
$\rightarrow$ r2: add r6, r4, r5
$\dagger$ by using compiler or ILP-processor


## Data dependency graphs

- i1: load r1, a
- i2: load r2, b
- i3: load r3, r1, r2
- i4: mul r1, r2, r4;
- i5: div r1, r2, r4


### 4.2.2 Control dependencies

- mul r1, r2, r3
- jz zproc
- :
- zproc: load r1, x
- actual path of execution depends on the outcome of multiplication
- impose dependencies on the logical subsequent instructions



## Branches? <br> Frequency and branch distance

- Expected frequency of (all) branch
$\rightarrow$ general-purpose programs (non scientific): 20-30\%
$\rightarrow$ scientific programs: $5-10 \%$
- Expected frequency of conditional branch
$\rightarrow$ general-purpose programs: 20\%
$\rightarrow$ scientific programs: 5-10\%
- Expected branch distance (between two branch)
$\rightarrow$ general-purpose programs: every $3^{\text {rd }}-5^{\text {th }}$ instruction, on average, to be a conditional branch
$\rightarrow$ scientific programs: every $10^{\text {th }}-20^{\text {th }}$ instruction, on average, to be a conditional branch


### 4.2.3 Resource dependencies

- An instruction is resource-dependent on a previously issued instruction if it requires a hardware resource which is still being used by a previously issued instruction.
- e.g.
$\rightarrow$ div r1, r2, r3
$\rightarrow$ div r4, r2, r5



### 4.4 Preserving sequential consistency

- care must be taken to maintain the logical integrity of the program execution
- parallel execution mimics sequential execution as far as the logical integrity of program execution is concerned
- e.g.
t add r5, r6, r7
$\rightarrow$ div r1, r2, r3
$\dagger$ jz somewhere



## Basic Block

- is a straight-line code sequence that can only be entered at the beginning and left at its end.
- i1: calc: add r3, r1, r2
- i2: sub r4, r1, r2
- i3: mul r4, r3, r4
- i4: jn negproc
- Basic block lengths of 3.5-6.3, with an overall average of 4.9
(RISC: general 7.8 and scientific 31.6 )
- Conditional Branch $\rightarrow$ control dependencies


## What do we do without a perfect oracle?

- execute all possible paths in conditional branch
$\rightarrow$ there are $2^{\wedge} \mathrm{N}$ paths for N conditional branches
$\dagger$ pursuing an exponential increasing number of paths would be an unrealistic approach.
- Make your Best Guess
$\rightarrow$ branch prediction
$\uparrow$ pursuing both possible paths but restrict the number of subsequent conditional branches
$\rightarrow$ (more more CH. 8)

How close real systems can come to the upper limits of speed-up?

- ambitious processor can expect to achieve speed-up figures of about
$\rightarrow 4$ for general purpose programs
$\rightarrow \mathbf{1 0 - 2 0}$ for scientific programs
- an ambitious processor:
$\rightarrow$ predicts conditional branches
$\rightarrow$ has 256 integer and 256 FP register
$\uparrow$ eliminates false data dependencies through register renaming,
$\uparrow$ performs a perfect memory disambiguation
$\uparrow$ maintains a gliding instruction window of 64 items

