


5 Pipelined Processor

→ temporal overlapping of processing, assembly line


- 5.1 Basic concept
- 5.2 Design space of pipelines
- 5.3 Overview of pipelined instruction processing
- 5.4 Pipelined execution of integer and Boolean instructions
- 5.5 Pipelined processing of loads and stores



5.1.1 Principle of pipelining




Principle of pipelining e.g.




Processing of a sequence of instructions using a basic pipeline

		F stage	D stage	E stage	WB stage	
Cycle	In	In processing				Out (Finished)
1. Cycle	Instr 1 →	F ₁				
2. Cycle	Instr 2 →	F ₂	D ₁			
3. Cycle	Instr 3 →	F ₃	D ₂	E ₁		
4. Cycle	Instr 4 →	F ₄	D ₃	E ₂	WB ₁	→ Instr 1
5. Cycle	Instr 5 →	F ₅	D ₄	E ₃	WB ₂	→ Instr 2


Pipelined and unpipelined processing



5.1.2 General structure of pipelines



Structure and pipelined operation of the Fx unit of the IBM Power1



Pipeline Performance Measures

- Cycle time: t_c
 - is determined by the worst-case processing time of the longest stage
- Repetition Rate: R
 - the shortest possible time interval between subsequent independent instructions in the pipeline
- Performance potential of a pipeline: P

$$P = 1/(R * t_c)$$
- PowerPC603 FP double Mul. e.g. $R = 2, t_c = 12 \text{ nsec}$

$$P = 1/(R * t_c) = 1/(2 * 12 \text{ nsec}) = 44.6 \text{ MFLOPS}$$

Performance: RAW-dependent

- Latency:
 - specifies the amount of time that the result of a particular instruction takes to become available in the pipeline for a subsequent dependent instruction.
- Define-use latency (10 to 100 cycles)
 - `mul r1, r2, r3`
 - `add r5, r1, r4`
- Load-use latency (1 to 3 cycles)
 - `load r1, x`
 - `add r5, r1, r2`
- Stalled: the immediately following RAW-dependent instruction has to be **stalled** in the pipeline for n-1 cycle


Improve Performance

- Multiple-operation instructions
 - HP PA 7100

$$\text{FMPYADD RM1, RM2, RM3, RA1, RA2}$$


$$\text{RM3} \leftarrow \text{RM1} * \text{RM2} \quad \text{RA2} \leftarrow \text{RA1} + \text{RA2}$$
- PowerPC
 - FMA for performing $(A * C) + B$

5.1.4 Application scenarios of pipelines



5.2 Design space of pipelines


- key aspect of the design space of pipeline




5.2.2 Basic layout of a pipeline

- Design space of the overall stage layout


Basic layout of a pipeline



Increasing parallelism by raising the number of pipeline stages




Eight -stage pipeline




Problems arise for more stages

- data and control dependencies occur more frequently
 - stalled and wait for data
 - reload pipe in case of branch
- subtask becomes less balanced (in execution time)
 - cycle time is determined by the worst-case processing time of the longest stage
- In most case
 - 5-10 stages

Pipelines e.g. DEC α 21064




Layout of the stage sequence




Bypasses (data forwarding in RAW)

- Unless special arrangements are made,
- the results of the operation instruction is written into the register file, or into the memory,
- and then it is fetched from there as a source operand.


Principle of bypassing in define-use and load-use conflicts



Possibilities for the timing of pipeline operation



5.3 Overview: pipelined instruction processing




Declaration of Logical Pipeline: e.g. Powerpc 601

Branch pipeline	Fetch	Issue				
FX pipeline	Fetch	Issue	Execute	Writeback		
L/S pipeline	Fetch	Issue	Addr gen	Cache	Writeback	
FP pipeline	Fetch	Issue	Decode	Execute 1	Execute 2	Writeback


Detailed Specification of each of the pipeline: e.g. //

F	Issue	Execute	Writeback
	Read referenced registers	Perform specified operation on register contents	Write back result into the specified destination register


Implementation of instruction pipelines (v.s. logical)




Layout of physical pipelines




Multiplicity of pipelines




Preserving sequential consistency



Preserving sequential consistency, implementation e.g.




Preserving sequential consistency, e.g.




Case studies: Pentium


- Logic layout of Pentium's pipelines




Case studies: PowerPC 604



5.4 (Specific) Pipelines execution: Integer and Boolean instructions (FX)



RISC pipelines 4 or 5 stages



Tradictriotional FX pipeline of RISC processors





Figure 5.36 Traditional FX pipeline of RISC processors.

Table 5.2 Variations in pipeline cycle duration in traditional FX pipelines.


	F	D	E	WB
Most processors	1	1	1	1
MC 88110	1	1/2	1	1/2
SuperSparc	1	3/2	1	1/2

Logical to Physical: e.g. PowerPC601 using a single universal FX unit




Layout 5 stages e.g. :

FX and L/S pipelines in the MIPS R4200




CISC pipeline 6 or 5 stages




Traditional CISC pipeline:

The execution of reister-memory instruction




CISC pipeline:


Execution of register-register and load/store instructions




CISC pipeline 5 stage: recycling E/C stage




Implementation of FX units: how many



Trend in increasing the performance




5.5 (Specific) Pipelines execution: loads and stores




5.5.3 Load-use delay: RICS pipelines


pipelined processing of loads and stores 1/1



Load-use delay: MIPS




Load-use delay: CISC




Handling Load-use delay

- Basic approaches to cope with a load-use delay



Remove Load-use delay



Remove Load-use delay: bringing forward the calculation of virtual address: for slow cache

