




Superscalar Processor: Intro] [
Parallel Issue	
Parallel Execution	
{Hardware} Dynamic Instruction Scheduling	
Currently the predominant class of processors	
→ Pentium	
→ PowerPC	
→ UltraSparc	
→ AMD K5-	Sta
→ HP PA7100-	
→ DEC α	К)
	1





		950	960CA (3) -		960MM (3				TROHAHOBE
fater.	_	80+86					Pentium (2) -	Perz	umPro (~2)
	_	Power				- RSC (4) -	- Power2 (6)		P290
19AA		62		(PIS/6000)		- ES/9000 (2)			
PowerPC		PowerPC			_		PowerPC 601 (3)	5	PowerPC 602 (2)
Aliance		88000					PowerPC 603 (3)	PowerPC 604	(4) PowerPC 620
Motorola		66000					MC88110 (2) MC68060 (3)		
DEC						— a 21064 (2)	a 21064A (2) a	21164 (4)
HP		FA				- PA 7100	21		7200 (2) PA 8000 (4)
Surs/Hal		SPARC				- SuperSpan	(R)		raSpere (4)
THON		Grekoro					- Gmioro/500 (2)	6	Samofieli
MIPS		R						- R8000 (4)	P10000 (4
		29000				-		Am	29000 s-p (4)
AMD	_	85							K5 (~2)
CYRIX		MI							M1 (2)
NerGen		Nx				_		NA596 (1/3)	
atroneutica Corp.			ZS-1(4)						

Г














e 7.1 Number of predecode bits used.					
Type/year of first volume shipment	Number of predecode bits appended to each instruction				
PA 7200 (1995)	5				
PA 8000 (1996)	5				
PowerPC 620 (1996)	7				
UltraSparc (1995)	4				
HAL PM1 (1995)	4				
AMD K5 (1995)	5'				
R10000 (1996)	4				























































Table 7.2 Comparison of available shelves in recent superscalar processors.					
Processor	Total number of shelves				
PowerPC 603 (1993)	3				
PowerPC 604 (1994)	12				
PowerPC 620 (1995)	15				
Nx586 (1994)	42				
K5 (1995)	14				
PM1 (Sparc64) (1995)	36				
PentiumPro (1995)	20				
R10000 (1996)	48				



















- Dispatch policy

· Selection Rule


> Specifies when instructions are considered executable


- + e.g. Dataflow principle of operation
 - > Those instructions whose operands are available are executable.
- Arbitration Rule
 - > Needed when more instructions are eligible for execution than can be disseminated.
 - →e.g. choose the 'oldest' instruction.
- Dispatch order
 - Determines whether a non-executable instruction prevents all subsequent instructions from being dispatched.







³ Out-of-order dispatch from the three integer and Load/Store reservation stations, in-order dispatch from the Branch and FP reservation stations.








d by the superscalar RISC core

















































Choronology of introduction of renaming (high complexity, Sparc64 used 371K transistors that is more than i386)


















Implementati	on of renaming	Number of r	Number of rename buffers		
Proce	isor type	FX	FP		
Merged rename a	ad arch. register fil	e			
Power1	(1990)	-	8 (32 arch. + 8 rename		
Power2	(1993)	-	22 (32 arch. + 22 renam		
ES/9000	(1992p)	16 (16 arch. + 16 ren.)	12 (4 arch. + 12 rename		
PM1	(1995)	38 (78 arch. + 38 ren.)	24 (32 arch. + 24 renam		
R10000	(1996)	32 (32 arch. + 32 ren.)	32 (32 arch. + 32 renam		
Separate rename	egister file				
PowerPC 603	(1993)	p.a.	4		
PowerPC 604	(1995)	12	8		
PowerPC 620	(1996)	8	8		
Renaming within	the ROB				
Am29000 sup	(1995)		10		
K5	(1995)		16		
PentiumPro	(1995)		40		



-Operand fetch policies and Rename Rate

- rename bound: fetch operands during renaming (during instruction issue)
- dispatch bound: fetch operand during dispatching
- Rename Rate
 - the maximum number of renames per cycle
- equals the issue rate: to avoid bottlenecks.


7.5.8 Detailed example of renaming


- renaming:
 - → mul r2, r0, r1
 - **→**ad r3, r1, r2
 - **→** sub r2, r0, r1
- format:
 - →op Rd, Rs1, Rs2
- Assume:
 - → separate rename register file,
 - → associative access, and
 - → operand fetching during renaming


	Structure of the rename buffers and their supposed initial contents						
	Latest bit: the most recent rename 1, previous 0						
	Entry valid	Dest reg.no.	Value	Value valid	Latest bit		
0	1	4	40	1	1		
1	1	0	0	1	1		
2	1	1	10	1	1		
з	0						
4	0						
t 1 2	2 1		Rename registers				
				1	L		


Renaming steps

- Allocation of a free rename register to a destination register
- Accessing valid source register value or a register value that is not yet available
- · Re-allocation of destination register
- Updating a particular rename buffer with a computed result
- De-allocation of a rename buffer that is no longer needed.











ŀ	Re-all	ocate	of r2 (a destination i	registe	er)
			sub r2, r0, r1		
i i i Sing an ang	Entry valid	Dest reg.no.	Value	Value valid	Latest bit
0	1	4	40	1	1
1	1	0	0 • • • • • • • • • • • • • • • • • • •	1	1
2	1	1	10	1	0
з	1	2		0	0
4	0	3	2.8 teachtean mailte	0	1
5	1	2		\bigcirc	(1)
6	0				
	1		Rename registers		
Ì	I				
	0				


		Entry valid	Dest reg.no.	Value	Value valid	Lates
	0	1	4	40	1	1
	1	1	0	0	1	1
Result 0	2	1	1	10	1	1
entry no 3	→ 3	1	2	0	(1)	0
onay no o	4	1	3		0	1
	5	1	2		0	1
	6	0				
		. 1				
		1.5	100 C	Rename registers		
	1			· · · · · · · · · · · · · · · · · · ·		







7.7 Preserving Sequential Consistency of instruction execution //

- Multiple EUs operating in parallel, the overall instruction execution should
 >> mimic sequential execution
 - > the order in which instruction are completed
 - → the order in which memory is accessed









Allows the reordering of memory access

- it permits load/store reordering
 - → either loads can be performed before pending stores, or vice versa
 - → a load can be performed before pending stores only IF
 - → none of the preceding stores has the same target address as the load
- it makes Speculative loads or stores feasible
- → When addresses of pending stores are not yet available,
- > speculative loads avoid delaying memory accesses, perform the load anywhere.
- When store addresses have been computed, they are compared against the addresses of all younger loads.
- → Re-load is needed if any hit is found.
- it allows cache misses to be hidden
- → if a cache miss, it allows loads to be performed before the missed load; or it allows stores to be performed before the missed store.

Using Re-Order Buffer (ROB) for Preserving: The order in which instruction are <completed>

- Instruction are written into the ROB in strict program order:
 One new entry is allocated for each active instruction
- 2. Each entry indicates the status of the corresponding instruction
- issued (i), in execution (x), already finished (f)
- 3. An instruction is allowed to retire only if it has finished and all previous instruction are already retired.
 - → retiring in strict program order
 - only retiring instructions are permitted to complete, that is, to update the program state:
 - > by writing their result into the referenced architectural register or memory







Use ROB for speculative execution

- Guess the outcome of a branch and execution the path
 before the condition is ready
- Each entry is extended to include a speculative status field
 indicating whether the corresponding instruction has been executed speculatively
- 2. speculatively executed instruction are not allow to retire
 > before the related condition is resolved
- 3. After the related condition is resolved,
 - if the guess turn out to be right, the instruction can retire in order.
 if the guess is wrong, the speculative instructions are marked to be cancelled.

Then, instruction execution continue with the correct instructions.






	ROB size	Issue rate	Retire rate	Intermediate results stored	Designation
ES/9000 (1992p)	32	2	2	No	Completion control logic
PowerPC 602 (1995)	4	2	1	n.a.	Completion unit
PowerPC 603 (1993)	5	3	2	No	Completion buffer
PowerPC 604 (1995)	16	4	4	No	ROB
PowerPC 620 (1996)	16	4	4	No	ROB
PentiumPro (1995)	40	3	3	Yes	ROB
Am29000 sup (1995)	10	4	2	Yes	ROB
K5 (1995)	16	4	4	Yes	ROB
PM1 (Sparc64, 1995)	64	4	4	No	Precise state unit
UltraSparc (1995)	n.a.	4	n.a.	n.a.	Completion unit
PA 8000 (1996)	56	4	4	Yes	Instruction reorder buffs
R10000 (1996)	32	4	4	No	Active list

7.8 Preserving the Sequential consistency of exception processing

- → are also generated out of order.
- · If the requests are acted upon immediately,
 - the requests are handled in different order than in a sequential operation processor
 - called imprecise interrupts
- Precise interrupts: handling the interrupts in consistent with the state of a sequential processor



Use ROB for preserving sequential order of interrupt requests

- Interrupts generated in connection with instruction execution

 can handled at the correct point in the execution,
 - > by accepting interrupt requests only when the related instruction becomes the next to retire.

7.9 Implementation of superscalar CISC processors using superscalar RISC core • CISC instructions are first converted into RISC-like

- instructions <during decoding>. → Simple CISC register-to-register instructions are
 - converted to single RISC operation (1-to-1) + CISC ALU instructions referring to memory are
 - converted to two or more RISC operations (1-to-(2-4)) > SUB EAX, [ED]
 - converted to e.g
 - ≻ MOV EBX, [EDI]
 - ≻ SUB EAX, EBX
- More complex CISC instructions are converted to long sequences of RISC operations (1-to-(more than 4))
- On average one CISC instruction is converted to 1.5-2 RISC operations

